TIRAMISU: A Polyhedral Compiler for Dense and Sparse Deep Learning by Baghdadi, Riyadh et al.
TIRAMISU: A Polyhedral Compiler for Dense and
Sparse Deep Learning
Riyadh Baghdadi
MIT
baghdadi@mit.edu
Abdelkader Nadir Debbagh
ESI
fa_debbagh@esi.dz
Kamel Abdous
ESI
fk_abdous@esi.dz
Fatima Zohra Benhamida
ESI
f_benhamida@esi.dz
Alex Renda
MIT
renda@csail.mit.edu
Jonathan Elliott Frankle
MIT
jfrankle@mit.edu
Michael Carbin
MIT
mcarbin@csail.mit.edu
Saman Amarasinghe
MIT
saman@csail.mit.edu
Abstract
In this paper, we demonstrate a compiler that can optimize sparse and recurrent
neural networks, both of which are currently outside of the scope of existing neural
network compilers (sparse neural networks here stand for networks that can be
accelerated with sparse tensor algebra techniques). Our demonstration includes a
mapping of sparse and recurrent neural networks to the polyhedral model along with
an implementation of our approach in TIRAMISU, our state-of-the-art polyhedral
compiler. We evaluate our approach on a set of deep learning benchmarks and
compare our results with hand-optimized industrial libraries. Our results show that
our approach at least matches Intel MKL-DNN and in some cases outperforms it
by 5× (on multicore-CPUs).
1 Introduction
With the increasing need for efficient deep learning, there is a surge in hardware and compiler research,
not only because compilers improve developer productivity by generating code for the new deep
learning hardware accelerators, but also because compilers can significantly optimize deep learning
computations (e.g., through operator fusion [35]).
Generating high performance code for deep learning requires complex code and data layout trans-
formations, management of complex memory hierarchies, and the ability to take advantage of
complex low level hardware features. While state-of-the-art deep learning compilers can optimize
efficiently neural networks with acyclic data-flow graphs (feed-forward neural networks), they still
have limitations in optimizing recurrent and sparse neural networks.
In this paper, we demonstrate a compiler that can optimize sparse and recurrent neural networks 1.
We implement our approach in TIRAMISU [6], our state-of-the-art polyhedral compiler. TIRAMISU
takes a high level representation of the program (pure algorithm and a set of scheduling commands),
applies the necessary code transformations, and generates highly-optimized code for the target
architecture. It uses the polyhedral representation internally, which provides many advantages such as
the ability to apply complex loop and data layout transformations and the ability to express programs
1Sparse neural networks in this context mean neural networks that can be accelerated with sparse tensor
algebra techniques
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that have non-rectangular iteration spaces or that have cycles in their data flow graphs. TIRAMISU
relies on the use of scheduling commands, therefore it avoids many limitations that fully automatic
compilers have. TIRAMISU has two unique features in the area of deep learning: (1) it introduces the
first DNN (Deep Neural Network) compiler that exploits weight sparsity; and (2) it can express and
optimize general RNNs (Recurrent Neural Networks). In this paper, we will demonstrate TIRAMISU
by generating code for multicore CPUs.
Exploiting weight sparsity in deep neural networks (DNNs) is a promising direction for accelerating
deep learning. The weights of a neural network can be made sparse using network pruning [24, 20], a
technique to sparsify neural networks by removing unnecessary structure from the neural network
while minimizing the loss in accuracy. Two families of network pruning techniques exist: pruning
to obtain structured sparsity (e.g., by dropping convolutional filters [25]) and pruning to obtain
unstructured sparsity (e.g., by dropping individual weights or connections in the neural network [20]).
While structured sparsity is easy to accelerate, unstructured sparsity techniques can find much sparser
networks with equivalent accuracy. State-of-the-art unstructured network pruning techniques [22, 14]
can prune a ResNet-50 trained on ImageNet by 80% without any loss in accuracy and a VGG-19
trained on CIFAR-10 by 99% [13]. State-of-the-art DNN compilers however do not exploit such
unstructured sparsity, due to fine-grained sparsity patterns being more difficult to accelerate, and
therefore do not realize the performance gains from reduced computation and memory accesses.
In this paper, we make the following contributions:
• We introduce the first DNN compiler that generates efficient code for neural networks with sparse
weights; In particular, TIRAMISU is the first to show that deep neural networks with unstructured
weight sparsity can be accelerated by compilers;
• We introduce a DNN compiler that can express and optimize the general form of RNNs (where
the number of RNN unrolling factor is unknown at compile time);
• We evaluate our compiler on a set of deep learning benchmarks and compare it with the Intel
MKL-DNN library (on multicore-CPU). We show that TIRAMISU can generate efficient code
that matches or outperforms Intel MKL-DNN by up to 5×.
2 The TIRAMISU Embedded DSL
TIRAMISU is a domain-specific language (DSL) embedded in C++. It provides a pure C++ API
that allows users to write a high level, architecture-independent algorithm and a set of scheduling
commands that guide code generation. TIRAMISU is integrated in high level deep learning frameworks
such as Pytorch and therefore can be used transparently by end-users. It can also be generated by any
other similar high level framework or DSL.
The first part of a TIRAMISU program specifies the algorithm without specifying loop optimizations
(when and where the computations occur) or data-layout (how data should be stored in memory).
The second part of the program provides the schedule, which specifies how the program should be
optimized (vectorization, tiling, fusion, ...) and how the results of computations should be stored. The
following code shows an example of a convolution algorithm written in TIRAMISU.
1 // Declare the iterators.
2 var n(0, batch), fout(0, out_features), fin(0, in_features);
3 var y(1, H-1), x(1, W-1), k0(0, 3), k1(0, 3);
4
5 // Algorithm.
6 conv(n, fout, y, x) +=
7 weights(fout, fin, y, x) * input(n, fin, y+k0, x+k1);
The iterators in line 2 define the iteration domain of conv (i.e., loop bounds). The algorithm is
semantically equivalent to the following code.
1 for (n in 0..batch)
2 for (fout in 0..out_features)
3 for (y in 1..H-1)
4 for (x in 1..W-1)
5 for (fin in 0..in_features)
6 for (k0 in 0..3)
7 for (k1 in 0..3)
8 conv[n, fout, y, x] += weigths[fout, fin, y, x] * input[n, fin, y+k0, x+k1];
2
The following code shows an example of scheduling commands (optimization commands) that can
be applied on the previous convolution kernel. These commands parallelize the loop n, interchange
the loops fin and fout and vectorize the loop fout by a vector length of 8.
1 conv.parallelize(n);
2 conv.interchange(fin, fout);
3 conv.vectorize(fout, 8);
Neural Network Optimizations Neural network optimizations applied by TIRAMISU include
operator fusion, loop skewing, parallelization, multi-level tiling, loop reordering, loop unrolling,
vectorization, array packing [16], register blocking, data prefetching, full/partial tile separation and
tuning optimization parameters to the target architecture (e.g., choosing tile sizes or loop unrolling
factors that are optimal for the target machine using auto-tuning [3]).
TIRAMISU has two unique neural network optimizations: (1) optimizing sparse convolutions (weight
sparsity); and (2) optimizing RNNs (Recurrent Neural Networks). In the next section we will provide
more details about how does TIRAMISU support these two optimizations.
3 Optimizing Sparse Neural Networks
Network 1 2 3 4 5 6 7 8 9 10
VGG-16 49.5% 34.6% 77.7% 79.5% 77.1% 65.9% 45.7% 24.2% 5.8% 1.0%
ResNet-20 61.3% 22.2% 24.0% 23.8% 21.3% 27.6% 19.4% 26.8% 20.3% 16.1%
Network 11 12 13 14 15 16 17 18 19
VGG-16 0.2% 0.2% 0.3% 0.4% 0.7% 1.0% N/A N/A N/A
ResNet-20 12.4% 16.3% 11.0% 15.7% 13.0% 11.3% 9.2% 10.0% 2.1%
Table 1: Density across conv layers in a pruned ResNet-20 and VGG-16
Modern CNNs for vision tend to be significantly overparameterized, imposing much higher memory
and computational requirements than necessary for the task [20]. However, it is typically not possible
to simply reduce the model size by using smaller models to begin with: small models trained from
scratch do not reach the same accuracy as large models which are trained then sparsified [26]. Instead,
the smallest models are obtained through unstructured pruning techniques: training a full model, then
pruning individual weights from that model using some heuristic in order to create the most accurate
model at a given sparsity level [20].
In this paper, we evaluate on networks obtained through a technique based on the Lottery Ticket
Hypothesis [13] (although support for sparse weights in TIRAMISU is general and does not depend on
the patterns of sparsity produced by the Lottery Ticket Hypothesis work). This technique iteratively
trains a network, prunes it by simply removing the 20% of weights with the lowest magnitude
throughout the network, rewinds the weights to their values early in training, then re-trains and
repeats. Using this technique results in sparse networks that reach the same accuracy as the original
dense network: we can prune a ResNet-20 to 21% density and a VGG-16 to only 1% density without
any loss in accuracy. However, these sparse networks are not uniformly sparse across all layers: early
layers (with few channels, and therefore few parameters) tend to be minimally pruned and end up
dense. However later layers (with many channels and are correspondingly larger) tend to be pruned
to be sparser. The layerwise sparsity rates for ResNet-20 and VGG-16 are presented in Table 1.
Sparse Convolution with CSR The following code shows the algorithm that we use to implement
convolutions that exploit weight sparsity [30]. We store the weight tensors in a CSR-like format
(Compressed Sparse Row). This format is created as follows: first, we flatten the original weight tensor
which has the following dimensions (OutputFeatures, InputFeatures, K, K) 2 to (OutputFeatures,
InputFeatures×K×K); then we compress the rows of the resulting matrix using CSR.
1 for each output channel n
2 for j in (W.rowptr[n], W.rowptr[n+1]) {
3 off = W.colidx[j]; coeff = W.value[j];
4 for (int y = 0; y < H_OUT; ++y)
5 for (int x = 0; x < W_OUT; ++x)
6 out[n][y][x] += coeff*in[y*W_OUT+x+off)]
7 }
2k is the size of the convolution filter (e.g., 3× 3)
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4 Expressing and Optimizing Recurrent Neural Networks
Many state-of-the-art DNN compilers do not allow users to express dynamic RNNs. Halide [31], for
example, is designed to express programs with acyclic dependence graphs (which excludes dynamic
RNNs); this restriction is imposed by the Halide language and compiler to guarantee the correctness
of optimizations. To avoid this overconservative language restriction, TIRAMISU relies on dependence
analysis instead to check for the correctness of code transformations, enabling the user to express
dynamic RNNs and optimize them.
In order to parallelize the execution of multilayer-LSTMs, TIRAMISU applies a transformation known
as iteration space skewing which exposes wavefront parallelism hidden in multilayer-LSTMs. Such
parallelization is necessary for increasing GPU occupancy when targeting GPUs, it is also necessary
to parallelize multilayer-LSTMs when targeting distributed architectures.
5 Evaluation
We evaluate TIRAMISU on a set of deep learning benchmarks. We compare it with the Intel MKL-
DNN (1.0) and cuDNN (7.0) libraries which provide highly optimized implementations for Intel
multicore CPUs and Nvidia GPUs.
The CPU evaluation is performed on an 8-core Intel i7-6700HQ CPU, 16 GB RAM, Ubuntu 18.04.
The GPU evaluation is performed on an Nvidia Pascal P4 GPU. Each experiment is repeated 30×
and the median time is reported.
Figure 1: Speedups over Intel MKL-DNN.
!1
Dynamic LSTM 
Not supported
X X
Figure 2: Speedups over
cuDNN (dense).
Figure 3:
Speedups
over MKL-
DNN.
Figure 4: Break-even point for sparse convolution.
Feature Tiramisu TC TVM Halide
Express dynamic RNNs Yes No Yes No
Optimize dynamic RNNs Yes No No No
Express/optimize sparse DNNs Yes No No No
Generate distributed Code Yes No No Yes
Scheduling language Yes No Yes Yes
Support all affine transformations Yes Yes No No
Figure 5: Comparison of DNN compilers
The deep learning benchmarks include Conv (a direct implementation of a neural network convolution
layer), Conv-Relu-Maxpool (a block of three layers, a direct convolution followed by a rectified
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linear unit followed by maxpooling), Resize-Conv-Relu-Maxpool (the same benchmark as the
previous one but preceded by an image resizing step for preprocessing), VGG (a block of the VGG
neural network [32]), ResNet (a block of the ResNet neural network [21]), and Seq-to-seq (a
multilayer-LSTM that translates a sequence to another sequence [33]).
The use of a sparse convolution is not always profitable. Above certain density levels, a dense
convolution implementation is more profitable than the sparse counterpart due to the overhead that
the sparse implementation adds. Figure 4 shows the break-even density level (43.5%) after which
a dense convolution implementation is faster than its sparse counterpart. The Intel MKL sparse
implementation relies on sparse matrix multiplication and is slower than both implementations mainly
due to the extra cost of lowering [30].
The VGG-Block and ResNet-Block benchmarks in Figure 1 are two representative blocks from the
VGG [32] and ResNet [21] neural network architectures (a block is a repetitive sequence of layers
in the neural network). We use the same sizes and parameters as in the original architectures. The
sparse weights are obtained by applying the LTH pruning technique [13]. The blocks are chosen to be
representative: first we exclude all the blocks that have a density level above 43.5% and which should
have a dense implementation; then, we compute the median of the weight density of the the remaining
blocks; the chosen blocks have a density that is the closest to the median density. Based on this
methodology, we find that block 10 in both ResNet and VGG has the median density level (as shown
in Table 1). The density level for block 10 is 16.1% in ResNet and 1% in VGG. For seq-to-seq, we
use the same architecture and sizes used in [42] (4 LSTM layers, 100 elements in the input sequence
and 1024 hidden parameters), and use 15% as a uniformly distributed density level [23].
Figure 1 shows a comparison between the performance of code generated by TIRAMISU (multicore
CPU) and reference DNN libraries and frameworks. The baseline is the Intel MKL-DNN library
(dense). The comparison includes the TIRAMISU implementation for dense weights, the TIRAMISU
implementation for sparse weights, an implementation using Intel MKL sparse and the TensorFlow
framework.
TIRAMISU outperforms the highly optimized Intel MKL-DNN library by up to 3× in
Conv-Relu-Maxpool and Resize-Conv-Relu-Maxpool due to operator fusion. TIRAMISU
fuses the operators Conv, Relu, Maxpool (and resize) whereas Intel MKL-DNN has an im-
plementation where only Conv and Relu are fused. For the sparse implementation, TIRAMISU
outperforms the Intel MKL-DNN implementation by up to 5×. In Conv-Relu-Maxpool and
Resize-Conv-Relu-Maxpool, in addition to the sparse implementation, we apply operator fu-
sion. Figure 3 shows end-to-end speedups for sparse TIRAMISU compared to MKL-DNN (dense).
LSTM Optimization on GPU Figure 2 compares the TIRAMISU GPU implementation of the
seq-to-seq neural network with that of the cuDNN library [28], TVM, Halide and Tensor Compre-
hensions. While TIRAMISU and cuDNN use iteration space skewing to parallelize the multi-layer
LSTM and increase the occupancy of the GPU, the TVM implementation does not support iteration
space skewing and thus suffers from lower GPU occupancy. Halide and Tensor Comprehensions
do not support dynamic LSTMs. In addition to the use of iteration space skewing to parallelize the
seq-to-seq benchmark, the TIRAMISU implementation fuses multiple matrix multiplications into
fewer multiplications to increase the GPU occupancy and uses the CUDA streams API to achieve
concurrency on multiple GPUs [2]. TIRAMISU is faster than cuDNN in particular, because TIRAMISU
tunes the number of fused matrix multiplications while knowing the size of the matrix multiplication
whereas cuDNN does not provide such capability. In a separate experiment, we have found that the
optimal number of fused matrix multiplication depends on the size of the LSTM matrix multiplication
operations therefore.
6 Related Work
Tensor Comprehensions [35] and Diesel [11] are fully automatic polyhedral compilers for deep
learning designed mainly to target GPUs. Unlike Tensor Comprehensions and Diesel, TIRAMISU has
a scheduling language and therefore allows the user to have fine grain control over optimizations.
TVM [41] is another DNN compiler designed for targeting multiple hardware architecture. It has a
scheduling language and uses machine-learning-based auto-tuning. TVM is not polyhedral though. It
uses intervals to represent loop bounds and loop transformations which prevents TVM from applying
certain transformations such as iteration space skewing (which is necessary for optimizing RNNs
such as multilayer-LSTMs and increase GPU occupancy). Other machine learning domain specific
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compilers include TensorFlow XLA [1], DLVM [38], Latte [34] and SWIRL [37]. Among all of the
previous compilers, TIRAMISU is the only compiler that supports sparse DNNs. Figure 5 shows a
comparison with some of these compilers (TC in the table stands for Tensor Comprehensions).
Polyhedral compilers such as PENCIL [5, 4], Pluto [8], Polly [17], and PolyMage [27] are fully
automatic. While such fully automatic compilers provide productivity, they may not always obtain
the best performance. This is due to many reasons: these compilers do not implement some key
optimizations such as array packing [16], register blocking, data prefetching (which are all supported
by TIRAMISU). Besides, they do not have a precise cost-model to decide which optimizations are
profitable. For example, the Pluto [8] automatic scheduling algorithm (which is used for automatic
scheduling in Pluto, PENCIL, Polly, and Tensor Comprehensions) tries to minimize the distance
between producer and consumer statements while maximizing outermost parallelism, but it does not
consider the data layout, redundant computations, or the complexity of the control of the generated
code. Instead of fully automatic scheduling, TIRAMISU uses a more pragmatic approach and relies
on a set of scheduling commands, giving the user full control over scheduling.
Other polyhedral compilers such as AlphaZ [40], CHiLL [9, 18], URUK [15], and Transformation
Recipes [19] allow users to express high-level transformations using scheduling commands. Since
these frameworks are polyhedral, they can express any affine transformation. Their scheduling
languages though only implement a subset of the transformations that are necessary to get peak
performance. For example, they do not implement optimizations such as array packing, prefetching
and register blocking.
Halide [31] is an image processing DSL that has a scheduling language; however, it uses intervals to
represent iteration spaces instead of the polyhedral model. This limits the expressiveness of Halide.
For example, unlike TIRAMISU, Halide cannot naturally represent non-rectangular iteration spaces. It
also cannot perform many complex affine transformations, such as iteration space skewing which is
necessary for optimizing RNNs. In addition, Halide assumes that the program has an acyclic dataflow
graph in order to simplify checking the legality of a schedule. This prevents users from expressing
many programs with cyclic dataflow; for example, Halide does not allow the fusion of two loops
(using the compute_with command) if the second loop reads a value produced by the first loop.
While this rule avoids illegal fusion, it prevents fusing many legal common cases. TIRAMISU avoids
over-conservative constraints by relying on dependence analysis to check for the correctness of code
transformations, enabling more possible schedules.
Exploiting sparsity in deep neural networks has been the subject of multiple projects. Park et
al. [30] presented a fast algorithm for implementing sparse direct convolutions (on which we based
our implementation), whereas Xuhao Chen [10] Parashar et al. [29] on the other hand presented a
hardware accelerator for sparse CNNs.
Acorns [39] is a framework designed mainly to optimize DNNs with input sparsity. It has a set of
template codes for neural network operators and does not implement advanced loop nest optimizations
such as iteration space skewing. Acorns introduces a data layout that exploits the structure of sparsity
of input data in certain domains (LiDAR, face detection, character recognition, ...) where only certain
specific regions of the input are non-zero. Unlike Acorns, TIRAMISU focuses on sparsity in weights.
7 Conclusion
In this paper, we demonstrate a DNN compiler that has two unique features: (1) it can generate
efficient code for sparse DNNs; (2) it can optimize dynamic RNNs. TIRAMISU can apply complex
loop transformations thanks to the use of the polyhedral representation; and it relies on the use of
scheduling commands, therefore it allows fine control over which optimizations to apply which
allows TIRAMISU to reach high performance. We evaluate TIRAMISU by implementing a set of deep
learning benchmarks and show that TIRAMISU matches and outperforms the Intel MKL-DNN and
cuDNN libraries by up to 5× and outperforms state-of-the-art compilers by up to 2×.
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